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Abstract: Increased economy in the use of cathodes i s made possible by 
mult i - level memory address select ion and improved c i rcu i t de-
signs o 
In view of the increasing amount of thought being devoted to 
the possible construction of a 128 x 128 (16381;-register) memory i t was 
decided to review the exist ing memory address-nelection system with the 
hope of reducing the cathode count, easing the driving problem, and de-
creasing memory cycle t ime. As a resul t of th i s review a d r i v e r arrange-
ment has evolved which, along with improved c i rcui t designs, requires 
fewer cathodes ( t o t a l ) to drive a 128 x 128 memory than are presently 
being used to drive the 6k x 6U memory. 
In terms of actual cathode count, the present 6U x 61* memory 
requires a t o t a l cf lliOO cathodes (,exclusive of memory cont ro l ) . The 
proposed arrangement for the 128 x 128 memory requires fewer than 1200 
cathodes. The 2 arrangements can be compared as follows. The exis t ing 
61; x 6li memory (M.T.C.) uses a 6Jb-position crystal matrix switch and a 
single gate generator whieh ^ates a l l the cathodes of the selection plane 
drivers in a given coordinate for a t iven di rect ion. The XD-I memory 
uses a 32-position switch (but the same number of cathodes in the matrix 
output amplifiers and cathode followers which drive the Selection-Plane 
driver j r i d s ) and 2 gate generators, eachgat ing half the cathodes in a 
given coordinateo The proposed 128 x 128 dr iver uses a 16-position 
crystal switch (a l*-input "and" gate) driving the grids of t he 5^^8 
driver tubes and 8 gate generators driving the cathodes of these driver 
tubes. For the purpose of driving the grids of the 5V98 selection-plane 
drivers i t i s proposed that a matrix-output-amplifier and cathode-
follower channel using ?AK7s b* developed. The gate generators in the 
cathodes can simply be d igi t -p lane drivers (new c i r c u i t ) with U-input 
crystal "and" £ a t e s . I t appears tha t address select ion could be accom-
plished almost as rapidly as t h e Flip-Flop t rans i t ion time a t no great 
s t ra in or expense * 
The standby current requirements of the meaory are also con-
siderably reduced due to t h e reduct ion in number of matrix output 
amplifierso 
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It would seem from the preceding discussion that the optimum 
arrangement (as far as cathode count is concerned) results when the 
number of cathodes in the gate generators equals the number of S«PcD 
grid-driving cathodeso 
The preceding estimate of the cathode count assumes L cathodes 
in each gate generator, k in each sense amplifier, 5 in the Digit-plane 
driver, and 2 cathodes in each matrix-output-amplifier and cathode-
follower channel. The necessary diode logic can easily be driven by 3 
cathodes on each line. 
Signed fj**si(Q jL«s~»k^. 
David Shansky I 
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R. L. Best 
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